CODES+ISSS proceedings
International Conference on Hardware/Software Co-design and System Synthesis
Papers in 2025
12
Papers, all years
49
Years indexed
4
Since
2022
Papers in main proceedings (DBLP)
Counts papers published in the venue's main DBLP volume each year. This is not an official acceptance count: it can include short papers and exclude workshop or companion volumes.
verified volumein progressnot yet verifiedClick a bar to open that year.
202512 papers✓ verified
International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2025, Taipei, Taiwan, September 28 - Oct. 3, 2025
Keywords
Phrases from paper titles, weighted against all venues so each venue's distinctive terms rise to the top.
Loading keywords...
Year by year
| Year | Papers (DBLP) | Status | Read the proceedings |
|---|---|---|---|
| 12 | ✓ verified | Proceedings ↗DBLP ↗ | |
| 12 | ✓ verified | Proceedings ↗DBLP ↗ | |
| 14 | ✓ verified | Proceedings ↗DBLP ↗ | |
| 11 | ✓ verified | Proceedings ↗DBLP ↗ |
Who publishes here
2024 to 2025 · papers count once per institution on them
Academia 87%Industry 6%Government and other 8%
Institutions
- 1University of North Carolina at Chapel Hill🇺🇸2
- 2Ritsumeikan University🇯🇵2
- 3Colorado State University🇺🇸2
- 4University of Notre Dame🇺🇸1
- 5University of Essex🇬🇧1
- 6Google (United States)🇺🇸1
- 7Georgia Institute of Technology🇺🇸1
- 8Los Alamos National Laboratory🇺🇸1
- 9Harvard University🇺🇸1
- 10North Carolina State University🇺🇸1
- 11TU Wien🇦🇹1
- 12University of Antwerp🇧🇪1
Countries
- China3
- United States3
- Taiwan2
- Germany1
- France1
- Hong Kong SAR China1
- India1
- Japan1
- New Zealand1
Affiliations from OpenAlex for the papers DBLP lists. A paper with authors from three institutions counts for each of them; the split above is over the top institutions.
Venues like CODES+ISSS
Closest by the phrases in their paper titles over the last five complete years.
- GLSVLSI Great Lakes Symposium on VLSI0.23acceleratorin-memoryhardwareacceleratorshyperdimensional
- DATE Design, Automation & Test in Europe0.23acceleratoracceleratorshyperdimensionalhardwarein-memory
- ASP-DAC Asia and South Pacific Design Automation Conference0.22acceleratoracceleratorshardwarein-memoryhyperdimensional
- HPCA IEEE International Symposium on High-Performance Computer Architecture0.22acceleratoracceleratorsaccelerationnon-volatileprocessing
- FCCM IEEE Symposium on Field-Programmable Custom Computing Machines0.20fpga-basedacceleratoracceleratorsaccelerationhardware
Authors
From DBLP author lists of the main volume. Names appear as DBLP lists them.
Authors per paper
5.7 in 2025
Papers by an entirely new team
Needs a few more years of history.
Most published at CODES+ISSS
- Chao Wang2022 to 20255
- Lei Gong2022 to 20254
- Xuehai Zhou2022 to 20254
- Sudeep Pasricha2023 to 20243
- Hussam Amrouch2022 to 20232
- Paul R. Genssler2022 to 20232
- Xi Li2022 to 20232
- Zhendong Zheng2022 to 20252
- Rebecca Pelke2023 to 20232
- Rainer Leupers2023 to 20232